How much does your chip cost to manufacture?
A provenance-backed data platform for semiconductor & AI-accelerator economics — wafer pricing, HBM, packaging, fabs, and foundry allocation. Every number dated and sourced, every dataset queryable by humans and AI agents alike.
TSMC wafer price by node
Public sourcesAnalysis & Modeling Tools
From wafer-level cost modeling to global supply chain mapping — everything in one platform.
Chip Price Calculator
Wafer cost, yield modeling, packaging economics, and margin analysis across process nodes from 180nm to 2nm.
HBM Market Analysis
HBM market dynamics — accelerator specs, vendor market share, spot pricing, supply chain signals, and revenue forecasts.
Fab Explorer
Explore 64 semiconductor fabs from TSMC, Samsung, Intel, GlobalFoundries, SMIC, UMC, and more. Filter by node, country, and capacity.
Market Data
Historical time series for wafer pricing, HBM/DRAM costs, fab utilization, CoWoS capacity, and NRE trends — 321 sourced data points across 16 datasets.
Cost Bridge Chart
Side-by-side manufacturing cost comparison across logic die, HBM memory, packaging, and assembly for 13 AI accelerators.
Packaging Model
Compare CoWoS-S, CoWoS-L, EMIB, SoIC, and flip-chip architectures with HBM stack cost analysis.
Supply Chain Explorer
Interactive sunburst visualization of semiconductor supply chain chokepoints — from ASML to Zeiss optics to Japanese photoresist monopolies.
Price / Performance Frontier
Compare AI accelerators on cost, throughput, training time, and TCO — H100, B200, MI300X, TPU v5p, and more.
Allocation Dashboard
Track foundry allocation status, CoWoS packaging availability, and HBM supply signals across 14 process nodes from TSMC, Samsung, Intel, and more.
Tapeout Decision Workspace
Guided 5-step workflow for fabless teams evaluating tapeout decisions — chip definition, foundry selection, cost modeling, competitive benchmarking, and go/no-go summary.
Developer API
Structured semiconductor data for AI agents and applications — accelerator costs, HBM market data, and 30+ articles. Free, no key required.
The AI-chip supply chain, one email a week
One short email a week on the AI-chip supply chain — pricing & lead-time signals, HBM and foundry-capacity moves, and that week's new analysis. Sourced, dated, human-reviewed. No marketing, ever.
One short email a week — only when the data moves. No marketing, ever. One-click unsubscribe.
Latest Analysis & Market Intelligence
Deep-dive reports and daily AI-detected supply-chain signals — each sourced and dated. Public sources only.
SK Hynix 54 Trillion Won CapEx Locked In; Nvidia Rubin Ultra Downgrading HBM Stack Amid Structural Supply Crunch
SK Hynix has formally committed 54 trillion won (~$39B USD) to new fabs at Yongin Y2 and Cheongju M17, with first meaningful HBM production not expected until 2027–2029 after 12–18 month yield ramp periods — offering no near-term supply relief. Concurrently, Nvidia is actively testing at least three downgraded HBM configurations for its next-generation Rubin Ultra GPU — including a reduction from the planned 16-stack HBM4E to 12-stack and potentially 8-stack HBM4/HBM4E variants — a direct product-specification response to confirmed HBM supply constraints, with AMD's MI400 reportedly following a parallel dual-stack strategy.
CapEx: +54 trillion KRW (~$39B) across Y2 and M17 fabs; HBM capacity additions: Y1 initial production February 2027, M17 December 2028, Y2 June 2029 (plus 12–18 months yield ramp each); Contract DRAM prices: +90–95% QoQ in Q1 2026 (largest single-quarter spike on record per TechTimes); Nvidia Rubin Ultra HBM stack: downgraded from 16-stack HBM4E to 12-stack or 8-stack variants under evaluation; Lam Research advanced packaging revenue outlook raised from >40% to >70% YoY growth in current fiscal year.
SK Hynix 54 Trillion Won CapEx Commit + Nvidia Rubin Ultra HBM Spec Cut Signal Dual-Sided HBM4E Supply Crunch
SK Hynix has formally announced a 54 trillion won (~$39B USD) capital investment in two new fabs — Yongin Y2 and Cheongju M17 — explicitly targeting mid-to-long-term AI memory production capacity, representing one of the largest single-cycle HBM capacity commitments on record. Concurrently, a report from The Information (cited in Korean press) indicates Nvidia is evaluating reducing Rubin Ultra's memory configuration from the originally announced 1TB to as low as 192–256GB — a 75–81% spec reduction — driven by concerns that HBM4E suppliers, led by SK Hynix, cannot meet sufficient volume for the platform's planned late-2027 launch window.
CapEx: +54 trillion KRW (~$39B USD) in new HBM fab capacity (Yongin Y2 + Cheongju M17); Rubin Ultra HBM spec under review: -75% to -81% vs. original 1TB target (192GB–256GB prototypes reported); HBM accounts for >50% of AI chip BOM per cited Korean press sourcing.
Nvidia Rubin Ultra HBM Spec Downgrade Under Review as HBM4/4E Supply Crunch Deepens Through 2027
TrendForce reports Nvidia is actively evaluating downgraded HBM configurations for its Rubin Ultra AI accelerator platform — substituting the baseline 12-high HBM4E stack with 8-high HBM4E, 12-high HBM4, or 8-high HBM4 alternatives — due to a worsening DRAM supply shortage and yield/qualification uncertainty on 12-high HBM4E modules. Concurrently, Micron confirms its entire 2026 HBM4 production is sold out with customers receiving only 60–70% of ordered volumes, and TrendForce flags the supply deficit extending through 2027, cementing pricing power firmly with Samsung and SK Hynix.
Customer HBM4 fill rates at 60–70% of ordered volumes (Micron-confirmed); HBM4 BOM cost for GPU vendors estimated at ~2x HBM3E per Korean press citing industry sources; CoWoS lead times confirmed at 52+ weeks; ABF substrate orders extending into 2028.
NVIDIA Faces Massive Growth Expectations Amid Strong AI Infrastructure Investments
NVIDIA's $4.3T market cap reflects extraordinary growth expectations baked in by hyperscaler AI capex cycles. This analysis unpacks the manufacturing economics, supply-chain constraints, and competitive dynamics that will determine whether those expectations are met.
NVIDIA enters 2026 carrying the weight of a ~$4.3T market capitalization — the highest ever recorded for a semiconductor company — against a backdrop of hyperscaler AI infrastructure commitments that are simultaneously its strongest tailwind and its most concentrated risk. The hardware economics of Blackwell-generation silicon are compelling, but lead-time constraints, custom-silicon competition, and inference-era cost pressures are adding structural complexity to what looked like a straightforward demand story 18 months ago.
The Fourth Input: Why Labor Is Now the Binding Constraint on AI Data Center Deployment
Skilled labor shortages — not silicon, power, or capital — are emerging as the decisive pacing variable for AI data center deployment in 2026. This analysis examines the structural gap, its CAPEX productivity implications, and what procurement and strategy teams should do now.
The semiconductor and hyperscaler industries have spent three years optimizing chip supply chains, packaging throughput, and power procurement — only to run into a constraint that no foundry can fab its way around: trained human beings. Labor shortages across construction, electrical, and data center integration disciplines are now slowing deployment at a scale that directly erodes CAPEX productivity, with an estimated 30–50% of planned 2026 AI data center capacity projected to slip into 2028.
Silicon Analysts Pro
Custom cost models, data exports, full historical series, and exclusive analysis for semiconductor professionals.
Pro is coming soon — get notified when it launches.
Learn More →Free to join the waitlist — no credit card required.
Semiconductor Cost Modeling Platform
Chip Cost Calculator
Model chip manufacturing costs across process nodes from 28nm to 2nm. Calculate GDPW, net die yield, wafer costs, CoWoS packaging, HBM memory pricing, and total chip cost with interactive parameter adjustments. Free alternative to paid die calculators.
Supply Chain Intelligence
Explore 64 semiconductor fabs worldwide with capacity data, track HBM market dynamics with live spot pricing and vendor market share, and visualize supply chain chokepoints from ASML lithography to Japanese photoresist monopolies.
Market Analysis
30+ deep-dive reports covering TSMC wafer pricing, NVIDIA GPU economics, HBM memory shortages, export controls, and AI chip demand trends. Data-driven analysis with interactive cost models and structured data via our free API.
Semiconductor Manufacturing FAQ
- How much does it cost to make a semiconductor chip?
- Semiconductor manufacturing costs vary by process node: mature 28nm costs ~$3,000 per wafer, advanced 5nm costs ~$18,500, and cutting-edge 3nm costs ~$19,500. Per-chip cost depends on die size and yield — for example, an NVIDIA H100 (814mm² at TSMC 4N) costs approximately $3,320 to manufacture, while the B200 costs approximately $6,400.
- How many chips can you get from one wafer?
- The number of chips per wafer (Gross Dies Per Wafer or GDPW) depends on die size and wafer diameter. On a standard 300mm wafer: a small chip (50mm²) yields ~1,250 gross dies, a medium chip (200mm²) yields ~300, and a large chip like NVIDIA's H100 (814mm²) yields approximately 74 gross dies before yield loss.
- What is the most expensive chip to manufacture?
- As of 2026, the most expensive chips to manufacture are large AI accelerators. NVIDIA's B200 (Blackwell) at TSMC 4NP has an estimated manufacturing cost of ~$6,400, with HBM memory ($2,900) being the largest cost component. AMD's MI300X, using N5/N6 chiplets with advanced packaging, costs approximately $5,300 to manufacture.
- How many semiconductor fabs are there in the world?
- Silicon Analysts tracks 64 semiconductor fabrication facilities across 10 countries, operated by 16 companies including TSMC, Samsung, Intel, GlobalFoundries, UMC, and SMIC. New fabs are currently under construction or announced globally, including TSMC Arizona, JASM Kumamoto, and Intel Ohio.
Start analyzing semiconductor costs today
No sign-up required. Open tools, open data, open API.